IDEAS home Printed from https://ideas.repec.org/a/eee/proeco/v273y2024ics0925527324001324.html
   My bibliography  Save this article

A new ViT-Based augmentation framework for wafer map defect classification to enhance the resilience of semiconductor supply chains

Author

Listed:
  • Fan, Shu-Kai S.
  • Chiu, Shang-Hao

Abstract

Wafer map defect classification plays a crucial role in sustaining the semiconductor supply chain during industrial disruptions by ensuring continuity, resilience, and efficiency while aligning with sustainability principles. Up to 30 percent of production costs is lost to chip testing and yield losses for semiconductor manufacturing supply chain. In the semiconductor practice, wafer map defects recognition plays a linchpin role in the front-end-of-line stage. Defect pattern recognition can directly pinpoint the assignable causes and provide the domain experts with actionable insights. However, various wafer defect types occur differently from each other, which makes the collected wafer map dataset to be highly imbalanced in defect classes. In the face of data imbalance, the classification model usually cannot provide satisfactory classification performance. In this aspect, this paper intends to investigate the wafer defect map classification problem by using Vision Transformer (ViT) as an alternative data augmentation approach. The primary purpose is to alleviate the class-imbalance issue and then the performance of a deep learning-based convolutional neural network for wafer defect classification can be effectively improved. The experimental results demonstrate that the proposed data augmentation method by using ViT proves to be a potential generative model for improving wafer map defect classification, particularly robust on the individual minority class. In a word, the proposed augmentation framework for wafer map defect classification facilitates a more targeted and efficient approach to quality control, resource utilization, and production optimization in maintaining a sustainable semiconductor supply chain, particularly in times of industrial disruption.

Suggested Citation

  • Fan, Shu-Kai S. & Chiu, Shang-Hao, 2024. "A new ViT-Based augmentation framework for wafer map defect classification to enhance the resilience of semiconductor supply chains," International Journal of Production Economics, Elsevier, vol. 273(C).
  • Handle: RePEc:eee:proeco:v:273:y:2024:i:c:s0925527324001324
    DOI: 10.1016/j.ijpe.2024.109275
    as

    Download full text from publisher

    File URL: http://www.sciencedirect.com/science/article/pii/S0925527324001324
    Download Restriction: Full text for ScienceDirect subscribers only

    File URL: https://libkey.io/10.1016/j.ijpe.2024.109275?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    As the access to this document is restricted, you may want to search for a different version of it.

    References listed on IDEAS

    as
    1. Katsaliaki, Korina & Kumar, Sameer & Loulos, Vasilis, 2024. "Supply chain coopetition: A review of structures, mechanisms and dynamics," International Journal of Production Economics, Elsevier, vol. 267(C).
    2. Yu, Tae-Sun & Han, Jun-Hee, 2021. "Scheduling proportionate flow shops with preventive machine maintenance," International Journal of Production Economics, Elsevier, vol. 231(C).
    3. Hsu, Shao-Chung & Chien, Chen-Fu, 2007. "Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing," International Journal of Production Economics, Elsevier, vol. 107(1), pages 88-103, May.
    Full references (including those not matched with items on IDEAS)

    Most related items

    These are the items that most often cite the same works as this one and are cited by the same works as this one.
    1. Zhijie Huang & Lin Huang & Debiao Li, 2024. "Co-Evolutionary Algorithm for Two-Stage Hybrid Flow Shop Scheduling Problem with Suspension Shifts," Mathematics, MDPI, vol. 12(16), pages 1-30, August.
    2. Nasini, Stefano & Nessah, Rabia, 2022. "A multi-machine scheduling solution for homogeneous processing: Asymptotic approximation and applications," International Journal of Production Economics, Elsevier, vol. 251(C).
    3. Chen-Fu Chien & Hsin-Jung Wu, 2024. "Integrated circuit probe card troubleshooting based on rough set theory for advanced quality control and an empirical study," Journal of Intelligent Manufacturing, Springer, vol. 35(1), pages 275-287, January.
    4. Chen-Fu Chien & Chiao-Wen Liu & Shih-Chung Chuang, 2017. "Analysing semiconductor manufacturing big data for root cause detection of excursion for yield enhancement," International Journal of Production Research, Taylor & Francis Journals, vol. 55(17), pages 5095-5107, September.
    5. Chia-Yu Hsu & Ju-Chien Chien, 2022. "Ensemble convolutional neural networks with weighted majority for wafer bin map pattern classification," Journal of Intelligent Manufacturing, Springer, vol. 33(3), pages 831-844, March.
    6. Eduardo Oliveira & Vera L. Miguéis & José L. Borges, 2023. "Automatic root cause analysis in manufacturing: an overview & conceptualization," Journal of Intelligent Manufacturing, Springer, vol. 34(5), pages 2061-2078, June.
    7. Dutta, Debprotim & Bose, Indranil, 2015. "Managing a Big Data project: The case of Ramco Cements Limited," International Journal of Production Economics, Elsevier, vol. 165(C), pages 293-306.
    8. Wenhan Fu & Chen-Fu Chien & Lizhen Tang, 2022. "Bayesian network for integrated circuit testing probe card fault diagnosis and troubleshooting to empower Industry 3.5 smart production and an empirical study," Journal of Intelligent Manufacturing, Springer, vol. 33(3), pages 785-798, March.
    9. Tongwha Kim & Kamran Behdinan, 2023. "Advances in machine learning and deep learning applications towards wafer map defect recognition and classification: a review," Journal of Intelligent Manufacturing, Springer, vol. 34(8), pages 3215-3247, December.
    10. Chen Qu & Eunyoung Kim, 2024. "Reviewing the Roles of AI-Integrated Technologies in Sustainable Supply Chain Management: Research Propositions and a Framework for Future Directions," Sustainability, MDPI, vol. 16(14), pages 1-27, July.
    11. Shen, Jiayu & Shi, Yuanji & Shi, Jianxin & Dai, Yunzhong & Li, Wei, 2023. "An uncertain permutation flow shop predictive scheduling problem with processing interruption," Physica A: Statistical Mechanics and its Applications, Elsevier, vol. 611(C).
    12. Chen-Fu Chien & Chung-Jen Kuo & Chih-Min Yu, 2020. "Tool allocation to smooth work-in-process for cycle time reduction and an empirical study," Annals of Operations Research, Springer, vol. 290(1), pages 1009-1033, July.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:eee:proeco:v:273:y:2024:i:c:s0925527324001324. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    If CitEc recognized a bibliographic reference but did not link an item in RePEc to it, you can help with this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Catherine Liu (email available below). General contact details of provider: http://www.elsevier.com/locate/ijpe .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.