IDEAS home Printed from https://ideas.repec.org/a/inm/oropre/v39y1991i6p992-1004.html
   My bibliography  Save this article

Routing Printed Circuit Cards Through an Assembly Cell

Author

Listed:
  • Christopher B. Lofgren

    (Georgia Institute of Technology, Atlanta, Georgia)

  • Leon F. McGinnis

    (Georgia Institute of Technology, Atlanta, Georgia)

  • Craig A. Tovey

    (Georgia Institute of Technology, Atlanta, Georgia)

Abstract

The process planning problem is described for a class of flexible assembly systems for printed circuit cards. The general problem of minimizing the number of station visits is shown to be NP-complete, and two classes of heuristics are shown to have arbitrarily bad worst case performance. Implications for design and operating discipline are discussed.

Suggested Citation

  • Christopher B. Lofgren & Leon F. McGinnis & Craig A. Tovey, 1991. "Routing Printed Circuit Cards Through an Assembly Cell," Operations Research, INFORMS, vol. 39(6), pages 992-1004, December.
    • Handle: RePEc:inm:oropre:v:39:y:1991:i:6:p:992-1004
    DOI: 10.1287/opre.39.6.992
    as

    Download full text from publisher

    File URL: http://dx.doi.org/10.1287/opre.39.6.992
    Download Restriction: no
    File URL: https://libkey.io/10.1287/opre.39.6.992?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    Citations

    Citations are extracted by the CitEc Project, subscribe to its RSS feed for this item.
    as


    Cited by:

    1. Crama, Yves & Flippo, Olaf E. & van de Klundert, Joris & Spieksma, Frits C. R., 1997. "The assembly of printed circuit boards: A case with multiple machines and multiple board types," European Journal of Operational Research, Elsevier, vol. 98(3), pages 457-472, May.
    2. Crama, Yves, 1997. "Combinatorial optimization models for production scheduling in automated manufacturing systems," European Journal of Operational Research, Elsevier, vol. 99(1), pages 136-153, May.
    3. Ashayeri, J. & Selen, W., 2007. "A planning and scheduling model for onsertion in printed circuit board assembly," European Journal of Operational Research, Elsevier, vol. 183(2), pages 909-925, December.
    4. Ronald G. Askin & Moshe Dror & Asoo J. Vakharia, 1994. "Printed circuit board family grouping and component allocation for a multimachine, open‐shop assembly cell," Naval Research Logistics (NRL), John Wiley & Sons, vol. 41(5), pages 587-608, August.
    5. Altinkemer, Kemal & Kazaz, Burak & Koksalan, Murat & Moskowitz, Herbert, 2000. "Optimization of printed circuit board manufacturing: Integrated modeling and algorithms," European Journal of Operational Research, Elsevier, vol. 124(2), pages 409-421, July.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:inm:oropre:v:39:y:1991:i:6:p:992-1004. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Chris Asher (email available below). General contact details of provider: https://edirc.repec.org/data/inforea.html .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.