IDEAS home Printed from https://ideas.repec.org/a/gam/jeners/v11y2018i3p510-d133731.html
   My bibliography  Save this article

Secure Protocol and IP Core for Configuration of Networking Hardware IPs in the Smart Grid

Author

Listed:
  • Marcelo Urbina

    (Departamento de Eléctrica y Electrónica, Universidad de las Fuerzas Armadas ESPE, 171-5-231B Sangolquí, Ecuador
    Propagation, Electronic Control and Networking Research Group—PROCONET, Universidad de las Fuerzas Armadas ESPE, 171-5-231B Sangolquí, Ecuador
    Current address: Plaza Ingeniero Torres Quevedo 1, 48013 Bilbao, Spain.)

  • Naiara Moreira

    (Departamento de Tecnología Electrónica, Universidad del País Vasco/Euskal Herriko Unibertsitatea (UPV/EHU), 48013 Bilbao, Spain)

  • Mikel Rodriguez

    (System-on-Chip Engineering, Ed Udondo Planta 6, Ribera de Axpe 50, 48950 Erandio, Spain)

  • Tatiana Acosta

    (Departamento de Eléctrica y Electrónica, Universidad de las Fuerzas Armadas ESPE, 171-5-231B Sangolquí, Ecuador
    Propagation, Electronic Control and Networking Research Group—PROCONET, Universidad de las Fuerzas Armadas ESPE, 171-5-231B Sangolquí, Ecuador)

  • Jesús Lázaro

    (Departamento de Tecnología Electrónica, Universidad del País Vasco/Euskal Herriko Unibertsitatea (UPV/EHU), 48013 Bilbao, Spain)

  • Armando Astarloa

    (Departamento de Tecnología Electrónica, Universidad del País Vasco/Euskal Herriko Unibertsitatea (UPV/EHU), 48013 Bilbao, Spain)

Abstract

Nowadays, the incorporation and constant evolution of communication networks in the electricity sector have given rise to the so-called Smart Grid, which is why it is necessary to have devices that are capable of managing new communication protocols, guaranteeing the strict requirements of processing required by the electricity sector. In this context, intelligent electronic devices (IEDs) with network architectures are currently available to meet the communication, real-time processing and interoperability requirements of the Smart Grid. The new generation IEDs include an Field Programmable Gate Array (FPGA), to support specialized networking switching architectures for the electric sector, as the IEEE 1588-aware High-availability Seamless Redundancy/Parallel Redundancy Protocol (HSR/PRP). Another advantage to using an FPGA is the ability to update or reconfigure the design to support new requirements that are being raised to the standards (IEC 61850). The update of the architecture implemented in the FPGA can be done remotely, but it is necessary to establish a cyber security mechanism since the communication link generates vulnerability in the case the attacker gains physical access to the network. The research presented in this paper proposes a secure protocol and Intellectual Property (IP) core for configuring and monitoring the networking IPs implemented in a Field Programmable Gate Array (FPGA). The FPGA based implementation proposed overcomes this issue using a light Layer-2 protocol fully implemented on hardware and protected by strong cryptographic algorithms (AES-GCM), defined in the IEC 61850-90-5 standard. The proposed secure protocol and IP core are applicable in any field where remote configuration over Ethernet is required for IP cores in FPGAs. In this paper, the proposal is validated in communications hardware for Smart Grids.

Suggested Citation

  • Marcelo Urbina & Naiara Moreira & Mikel Rodriguez & Tatiana Acosta & Jesús Lázaro & Armando Astarloa, 2018. "Secure Protocol and IP Core for Configuration of Networking Hardware IPs in the Smart Grid," Energies, MDPI, vol. 11(3), pages 1-13, February.
  • Handle: RePEc:gam:jeners:v:11:y:2018:i:3:p:510-:d:133731
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/1996-1073/11/3/510/pdf
    Download Restriction: no

    File URL: https://www.mdpi.com/1996-1073/11/3/510/
    Download Restriction: no
    ---><---

    Citations

    Citations are extracted by the CitEc Project, subscribe to its RSS feed for this item.
    as


    Cited by:

    1. Nicholas D. de Andrade & Ruben B. Godoy & Edson A. Batista & Moacyr A. G. de Brito & Rafael L. R. Soares, 2022. "Embedded FPGA Controllers for Current Compensation Based on Modern Power Theories," Energies, MDPI, vol. 15(17), pages 1-17, August.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:11:y:2018:i:3:p:510-:d:133731. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.