Author
Listed:
- TEIJIRO ISOKAWA
(Division of Computer Engineering, Himeji Institute of Technology, University of Hyogo, 2167 Shosha, Himeji, Hyogo, 671-2201, Japan)
- FUKUTARO ABO
(Division of Computer Engineering, Himeji Institute of Technology, University of Hyogo, 2167 Shosha, Himeji, Hyogo, 671-2201, Japan)
- FERDINAND PEPER
(Nanotechnology Group, National Institute of Information and Communications Technology, 588-2 Iwaoka, Iwaoka-cho, Nishi-ku, Kobe, 651-2492, Japan;
Division of Computer Engineering, Himeji Institute of Technology, University of Hyogo, 2167 Shosha, Himeji, Hyogo, 671-2201, Japan)
- SUSUMU ADACHI
(Nanotechnology Group, National Institute of Information and Communications Technology, 588-2 Iwaoka, Iwaoka-cho, Nishi-ku, Kobe, 651-2492, Japan)
- JIA LEE
(Nanotechnology Group, National Institute of Information and Communications Technology, 588-2 Iwaoka, Iwaoka-cho, Nishi-ku, Kobe, 651-2492, Japan)
- NOBUYUKI MATSUI
(Division of Computer Engineering, Himeji Institute of Technology, University of Hyogo, 2167 Shosha, Himeji, Hyogo, 671-2201, Japan)
- SHINRO MASHIKO
(Nanotechnology Group, National Institute of Information and Communications Technology, 588-2 Iwaoka, Iwaoka-cho, Nishi-ku, Kobe, 651-2492, Japan)
Abstract
Cellular Automata (CA) are a promising architecture for computers with nanometer-scale sized components, because their regular structure potentially allows chemical manufacturing techniques based on self-organization. With the increase in integration density, however, comes a decrease in the reliability of the components from which such computers will be built. This paper employs BCH error-correcting codes to construct CA with improved reliability. We construct an asynchronous CA of which a quarter of the (ternary) bits storing a cell's state information may be corrupted without affecting the CA's operations, provided errors are evenly distributed over a cell's bits (no burst errors allowed). Under the same condition, the corruption of half of a cell's bits can be detected.
Suggested Citation
Teijiro Isokawa & Fukutaro Abo & Ferdinand Peper & Susumu Adachi & Jia Lee & Nobuyuki Matsui & Shinro Mashiko, 2004.
"Fault-Tolerant Nanocomputers Based On Asynchronous Cellular Automata,"
International Journal of Modern Physics C (IJMPC), World Scientific Publishing Co. Pte. Ltd., vol. 15(06), pages 893-915.
Handle:
RePEc:wsi:ijmpcx:v:15:y:2004:i:06:n:s0129183104006327
DOI: 10.1142/S0129183104006327
Download full text from publisher
As the access to this document is restricted, you may want to search for a different version of it.
Corrections
All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:wsi:ijmpcx:v:15:y:2004:i:06:n:s0129183104006327. See general information about how to correct material in RePEc.
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
We have no bibliographic references for this item. You can help adding them by using this form .
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Tai Tone Lim (email available below). General contact details of provider: http://www.worldscinet.com/ijmpc/ijmpc.shtml .
Please note that corrections may take a couple of weeks to filter through
the various RePEc services.