IDEAS home Printed from https://ideas.repec.org/a/gam/jmathe/v9y2021i9p1044-d549366.html
   My bibliography  Save this article

Secure HIGHT Implementation on ARM Processors

Author

Listed:
  • Hwajeong Seo

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Hyunjun Kim

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Kyungbae Jang

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Hyeokdong Kwon

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Minjoo Sim

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Gyeongju Song

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Siwoo Uhm

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

  • Hyunji Kim

    (Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea)

Abstract

Secure and compact designs of HIGHT block cipher on representative ARM microcontrollers are presented in this paper. We present several optimizations for implementations of the HIGHT block cipher, which exploit different parallel approaches, including task parallelism and data parallelism methods, for high-speed and high-throughput implementations. For the efficient parallel implementation of the HIGHT block cipher, the SIMD instructions of ARM architecture are fully utilized. These instructions support four-way 8-bit operations in the parallel way. The length of primitive operations in the HIGHT block cipher is 8-bit-wise in addition–rotation–exclusive-or operations. In the 32-bit word architecture (i.e., the 32-bit ARM architecture), four 8-bit operations are executed at once with the four-way SIMD instruction. By exploiting the SIMD instruction, three parallel HIGHT implementations are presented, including task-parallel, data-parallel, and task/data-parallel implementations. In terms of the secure implementation, we present a fault injection countermeasure for 32-bit ARM microcontrollers. The implementation ensures the fault detection through the representation of intra-instruction redundancy for the data format. In particular, we proposed two fault detection implementations by using parallel implementations. The two-way task/data-parallel based implementation is secure against fault injection models, including chosen bit pair, random bit, and random byte. The alternative four-way data-parallel-based implementation ensures all security features of the aforementioned secure implementations. Moreover, the instruction skip model is also prevented. The implementation of the HIGHT block cipher is further improved by using the constant value of the counter mode of operation. In particular, the 32-bit nonce value is pre-computed and the intermediate result is directly utilized. Finally, the optimized implementation achieved faster execution timing and security features toward the fault attack than previous works.

Suggested Citation

  • Hwajeong Seo & Hyunjun Kim & Kyungbae Jang & Hyeokdong Kwon & Minjoo Sim & Gyeongju Song & Siwoo Uhm & Hyunji Kim, 2021. "Secure HIGHT Implementation on ARM Processors," Mathematics, MDPI, vol. 9(9), pages 1-12, May.
  • Handle: RePEc:gam:jmathe:v:9:y:2021:i:9:p:1044-:d:549366
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/2227-7390/9/9/1044/pdf
    Download Restriction: no

    File URL: https://www.mdpi.com/2227-7390/9/9/1044/
    Download Restriction: no
    ---><---

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jmathe:v:9:y:2021:i:9:p:1044-:d:549366. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.