IDEAS home Printed from https://ideas.repec.org/a/gam/jeners/v16y2023i3p1226-d1044647.html
   My bibliography  Save this article

Gate Driver Circuit with All-Magnetic Isolation for Cascode-Connected SiC JFETs in a Three-Level T-Type Bridge-Leg

Author

Listed:
  • Neville McNeill

    (Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW, UK)

  • Dimitrios Vozikis

    (WSP, Glasgow G1 3BX, UK)

  • Rafael Peña-Alzola

    (Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW, UK)

  • Shuren Wang

    (Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW, UK)

  • Richard Pollock

    (Technelec Limited, Oakham LE15 6QW, UK)

  • Derrick Holliday

    (Department of Electrical and Electronic Engineering, Newcastle University, Newcastle NE1 7RU, UK)

  • Barry W. Williams

    (Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW, UK)

Abstract

This article presents a gate driver circuit with all-magnetic isolation for driving silicon carbide (SiC) power devices in a three-level T-type bridge-leg. Gate driver circuitry for SiC devices has to be tolerant of rapid common-mode voltage changes. With respect to the resultant potentially problematic common-mode current paths, an arrangement of transformers is proposed for supplying the power devices with drive signals and power for their local floating gate driver circuits. The high-frequency carrier phase-switching technique is used to reduce the number of transformers. Signal timing and other implementation issues are addressed when using this arrangement with the T-type converter. The circuit is demonstrated in a 540 V bridge-leg constructed around 650 V and 1200 V cascode-connected normally-on SiC junction field effect transistors (JFETs).

Suggested Citation

  • Neville McNeill & Dimitrios Vozikis & Rafael Peña-Alzola & Shuren Wang & Richard Pollock & Derrick Holliday & Barry W. Williams, 2023. "Gate Driver Circuit with All-Magnetic Isolation for Cascode-Connected SiC JFETs in a Three-Level T-Type Bridge-Leg," Energies, MDPI, vol. 16(3), pages 1-16, January.
    • Handle: RePEc:gam:jeners:v:16:y:2023:i:3:p:1226-:d:1044647
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/1996-1073/16/3/1226/pdf
    Download Restriction: no
    File URL: https://www.mdpi.com/1996-1073/16/3/1226/
    Download Restriction: no
    ---><---

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:16:y:2023:i:3:p:1226-:d:1044647. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.