Author
Listed:
- Tongyao Han
(National Key Laboratory of Science and Technology on Vessel Integrated Power System, Naval University of Engineering, Wuhan 430033, China)
- Yifei Luo
(National Key Laboratory of Science and Technology on Vessel Integrated Power System, Naval University of Engineering, Wuhan 430033, China)
- Binli Liu
(National Key Laboratory of Science and Technology on Vessel Integrated Power System, Naval University of Engineering, Wuhan 430033, China)
- Xiao Ma
(National Key Laboratory of Science and Technology on Vessel Integrated Power System, Naval University of Engineering, Wuhan 430033, China)
- Feng Xie
(National Key Laboratory of Science and Technology on Vessel Integrated Power System, Naval University of Engineering, Wuhan 430033, China)
Abstract
Based on extremely uneven temperature distribution along the insulated gate bipolar transistor (IGBT) chip vertical path during switching transients, a short-duration transient microsecond-scale prediction model applicable to multi-timescale simulation is presented in this paper. Traditional thermal models often take the chip active area as a uniform heat source to obtain a victual junction temperature ( T vj ). In this paper, a discrete distributed heat source model combined with a thermal network model based on the sublayer division strategy is proposed to achieve an accurate temperature distribution description along the chip vertical path. Taking a 1700 V/3600 A IGBT module as an example, the proposed model can evaluate the short-duration transient temperature distribution along the chip vertical path and the error is less than 2 °C compared with the finite element model. Meanwhile, the model is applied to a single short-duration transient timescale and multi-timescale systems separately, and the simulation speed is increased by more than 80 times and 297 times, which verifies its validity and accuracy.
Suggested Citation
Tongyao Han & Yifei Luo & Binli Liu & Xiao Ma & Feng Xie, 2022.
"Short-Duration Transient Temperature Distribution Prediction Model along Chip Vertical Path Applicable to Multi-Timescale Simulation,"
Energies, MDPI, vol. 15(19), pages 1-13, October.
Handle:
RePEc:gam:jeners:v:15:y:2022:i:19:p:7393-:d:936840
Download full text from publisher
Corrections
All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:15:y:2022:i:19:p:7393-:d:936840. See general information about how to correct material in RePEc.
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
We have no bibliographic references for this item. You can help adding them by using this form .
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .
Please note that corrections may take a couple of weeks to filter through
the various RePEc services.